Архитектура ЭВМ. Процессоры корпорации Intel с динамическим выполнением команд

12. Майерс Г. Архитектура современных ЭВМ. В 2 кн. Кн. 2 /Пер. с англ. М.: Мир, 1985. 13. Eric Rotenberg, Steve Bennett, James E. Smith. Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching //29 An ­ nual bitemational Symposium on Microarchitechture. Paris, dec 2-4, 1996. 14. T.-Y. Yeh. Two-level Adaptive Branch Prediction and Instruction Fetch Mechanisms for High Performance Superscalar Processors //PhD thesis, EECS Dept., University of Michigan - Ann Arbor, 1993. 15. T.-Y. Yeh, D.T. Marr, and Y.N. Patt. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. HI Intl. Conf on Supercomputing. July, 1993. P. 67-76. 16. T. Conte, K. Menezes, P. Mills, and B. Patel. Optimization of in­ struction fetch mechanisms for high issue rates //22 Intl.Symp. on Computer Architecture. June, 1995. P. 333-344. 100